Consider CMOS circuitry driving a 50-pF off-chip load as illustrated in Figure 9.74. tox= 11 nm. VT= 0.5 V.
1. Determine the minimum number of buffer stages necessary such that tP
2. For each buffer stage, determine the required gate dimensions for each of the MOSFETs.
3. Use SPICE to verify your design.
Figure 9.74
Already registered? Login
Not Account? Sign up
Enter your email address to reset your password
Back to Login? Click here