The objective of this lab is to design an Arithmetic and Logic Unit (ALU) using VHDL, specifically the ALU should be defined using the behavioral model. The ALU is illustrated in Figure 1, and the specification for the instructions to implement are included in Table 1.
Already registered? Login
Not Account? Sign up
Enter your email address to reset your password
Back to Login? Click here